

Hazards: Structure ~: IF-MEM Barrier / reg / page table
 指令结构冒险. 为了解决成本或效率, 在冒险不可解决的情况下
Data Hazards:

- double bump:** reg $\xrightarrow{\text{写回}} \text{L1缓存} \xrightarrow{\text{写回}} \text{主存}$, 不再写回页表
 $\Rightarrow \text{写入页表时, 在内存中的情况}$
- ① **load-load stall:** $\xrightarrow{\text{读写}} \text{L1缓存} \xrightarrow{\text{读写}} \text{主存} \xrightarrow{\text{读写}} \text{页表}$ (page fault)
 - ② **not ID and memory read stall:** $\xrightarrow{\text{读}} \text{L1缓存} \xrightarrow{\text{读}} \text{主存} \xrightarrow{\text{读}} \text{页表}$
 - ③ **read-use:** $\xrightarrow{\text{ID}} \text{L1缓存} \xrightarrow{\text{ID}} \text{页表} \xrightarrow{\text{读}} \text{L1缓存} \xrightarrow{\text{ID}} \text{页表}$
 - ④ **ld add:** $\xrightarrow{\text{读}} \text{L1缓存} \xrightarrow{\text{计算}} \text{L1缓存} \xrightarrow{\text{写}} \text{页表} \xrightarrow{\text{计算}} \text{L1缓存}$ (page fault)

Forwarding = $\oplus \text{no hazard} \oplus \text{no EX/MEM or IDIF stall} \oplus \text{no forward} \oplus \text{ID=MEM}$

Virtual Memory:
 把主存访存请求由 cache 全相联, 写回, 通过页表把访存请求映射到 memory 中.
 $\oplus \text{page offset}$
 $\oplus \text{page table}$ (page table in memory)
 $\oplus \text{PFN}$ (page frame number) (PFN + page offset = VPA (Virtual Page Address))

Translation Lookaside Buffer (TLB):
 相同的物理地址会映射到不同的虚拟地址


RAID: Redundant Arrays of Inexpensive Disks:
 RAID level 0, 1, 3, 4, 5, 6, 10
 example disks: check disks

| | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|----|----|
| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

RAID 0: 简单地将每块磁盘的数据按位交错存放在多块硬盘上, 优点: 性能高, 缺点: 只有 n 块硬盘时容量只有 n - 1 块, 可靠性低, RAID 1: 每块磁盘的数据写两个副本, RAID 3: 将 RAID 4 中的校验信息放在一个单独的磁盘上, RAID 4: 每块磁盘的校验信息放在同一个磁盘上, RAID 5: 块大小的校验信息分布在所有磁盘上, RAID 6: 有 P, Q 两个校验块, 可以容忍两个磁盘损坏, RAID 10: 将 RAID 0 和 RAID 1 结合起来, 既保证了性能又保证了可靠性.

Bus: 有向总线, control + data lines, 有 input/output, types of busses: processor-memory, backplane, I/O synchronous, handshaking, I/O 高速总线上有若干个 I/O devices, 也有很多个 master, 可以通过 bus master 来控制 bus. DMA: DMA, CPU, IDE, SCSI
 $\oplus \text{CPU sequences}$ (DMA transfer)
 $\oplus \text{I/O device}$ (DMA transfer)
 $\oplus \text{I/O DevicE}$ (DMA transfer)

Chap 05: Memory



Read Miss: $\xrightarrow{\text{CPU address}} \text{L1缓存} \xrightarrow{\text{未命中}} \text{主存} \xrightarrow{\text{读取}} \text{L1缓存}$.
Write Hits: ① $\xrightarrow{\text{CPU address}} \text{L1缓存} \xrightarrow{\text{命中}} \text{主存}$.
Write Misses: ② $\xrightarrow{\text{CPU address}} \text{L1缓存} \xrightarrow{\text{命中}} \text{主存} \xrightarrow{\text{写入}} \text{L1缓存}$.

③ Write-around: $\xrightarrow{\text{CPU address}} \text{L1缓存} \xrightarrow{\text{未命中}} \text{主存} \xrightarrow{\text{写入}} \text{L1缓存}$

CPU Time = $(\text{CPU execution} + \text{Memory stall cycles}) \times \text{Clock cycle time}$

$$k \times \text{miss rate} \times \mu_{\text{L1}}$$

没有命中!


AMATL Average Memory Access Time = hit + miss rate $\times \mu_{\text{L1}}$

① set-associative index: $\xrightarrow{\text{CPU address}} \text{L1缓存} \xrightarrow{\text{命中}} \text{主存}$

replacement: LRU / FIFO
 ② multilevel caches: $\xrightarrow{\text{CPU address}} \text{L2缓存} \xrightarrow{\text{命中}} \text{主存}$

L2: miss rate $\times \mu_{\text{L2}}$, 2% miss rate, 10ns penalty \Rightarrow 原数: $\text{CP1} = 1.0 + 2\% \times \frac{100}{0.2} = 11.0$

e.g. CPU: $\text{CP1} = 1.0 \times 5Ghz \cdot 2\% \text{ miss rate} / 10ns \text{ penalty} = 11.0$
 然后: $1.07 \cdot 1.0 + 2\% \times \frac{50ns}{0.2} + 0.5\% \times \frac{100}{0.5} = 4.0$



Bus: 有向总线, control + data lines, 有 input/output, types of busses: processor-memory, backplane, I/O synchronous, handshaking, I/O 高速总线上有若干个 I/O devices, 也有很多个 master, 可以通过 bus master 来控制 bus. DMA: DMA, CPU, IDE, SCSI
 $\oplus \text{CPU sequences}$ (DMA transfer)
 $\oplus \text{I/O device}$ (DMA transfer)
 $\oplus \text{I/O DevicE}$ (DMA transfer)

总线上有若干个 I/O devices, 也有很多个 master, 可以通过 bus master 来控制 bus.

DMA:

DMA, CPU, IDE, SCSI

三大部分: 处理器, 南桥北桥, I/O 设备
 1. 内存 I/O 设备. 带微控制器
 ① memory-mapped I/O
 ② 地址译码指针
 ③ 端口. status/Data reg
 Polling, Interrupt-Driven I/O

Chap 02 第二

秦嘉俊 3210106182

Chap 03 算术运算

signed magnitude
1's/2's complement

同样的符号表示，移码值 = 补码值 - 2ⁿ⁻¹
Overflow: $DF = C_1 \oplus C_{i+1}$

Multiplication: 64-bit multiplicand \times 64-bit multiplier
 $= 128$ bit product

Big C for 64bit, A for 64bit, B for 64bit 是将 Address C 与 64位上左，将 A 和 B 合并为 128位

Booth: begin, end, do A
begin, end, do B

Division: 64bit dividend \div 64bit divisor quotient D
商 64位，余数 64位，每次用 D 乘以 B

△ 最后一次相除后，要把余数圆 D，要先移一位，再用余数乘以 D

把余数圆 D 的结果，再用余数乘以 D，直到余数为 0

Float: $X = (-1)^S \times M \times 2^E$

#规格。M = 1 + frac
#规格: exp = 1 + bias

#规格: exp = 1 + bias
frac = 0 \Rightarrow zinf; fraction = 0
exp = 1 + bias

$E = \exp - \text{bias}$ 其中 bias = $2^{n-1} - 1$

Addition: $D_1 \oplus D_2 \text{ without } (3) \text{ Rounding}$

Multiplication: $(S_1, 2^{E_1}) \cdot (S_2, 2^{E_2}) = (S_1 \cdot S_2, 2^{E_1 + E_2})$

$\Delta e_1 + e_2 = \exp_1 + \exp_2 - 2 \cdot \text{bias} = \exp_1 - \text{bias}$

guard, round bit, sticky bit: $\frac{\text{rounding}}{\text{guard}} = \exp + \exp_2 - \text{bias}$

sticky bit: $\frac{\text{guard}}{\text{guard}} = \exp_2 - \text{bias}$

call preserved

const val 0

return addr ✓

stack pointer ✓

global pointer ✓

thread pointer ✓

temporaries X

saved ✓

argument/results X

temporaries X

| | 31 | 25~24 | 20~19 | 15~14 | 12~11 | 7~6 | 0 |
|---------|-------------|-------|-------|--------|------------|--------|---|
| R-type | funct7 | r52 | r51 | funct3 | r d | opcode | |
| I-type | imm11:0 | | r51 | funct3 | r d | opcode | |
| S-type | imm11:5 | r52 | r51 | funct3 | r d | opcode | |
| SB-type | imm12,10:5 | r52 | r51 | funct3 | imm7+imm11 | opcode | |
| U-type | imm12,10:5 | r52 | r51 | funct3 | imm7+imm11 | opcode | |
| UI-type | imm12,10:11 | r52 | r51 | funct3 | imm7+imm11 | opcode | |
| UJ-type | imm12,10:11 | r52 | r51 | funct3 | imm7+imm11 | opcode | |

Imm 指令格式: 由下到上：R15(R14-R12) R11(R10-R8) R7(R6-R4) R3(R2-R0)

$\text{B15(R14-R12), B11(R10-R8), B7(R6-R4), B3(R2-R0)}$

$\text{S15(R14-R12), S11(R10-R8), S7(R6-R4), S3(R2-R0)}$

$\text{U15(R14-R12), U11(R10-R8), U7(R6-R4), U3(R2-R0)}$


$\text{UI15(R14-R12), UI11(R10-R8), UI7(R6-R4), UI3(R2-R0)}$

$\text{UJ15(R14-R12), UJ11(R10-R8), UJ7(R6-R4), UJ3(R2-R0)}$

$\text{Imm12(R11-R10), Imm11(R9-R8), Imm7(R5-R4), Imm3(R1-R0)}$

All operation:
2+7 J R-type, 只有 3 位不同类型, funct3 用来区分 add/sub,
3+7 I-type, 只有 srli/srai/funct3 不同, 这里 srli/srai: imm15:11 = 0, srai: imm15:11 = 0x20.

Exception:
level 0 user/application: 1 supervisor: 2 reserved;
level 3 machine
4~96 CSR Control_Status
相关指令: I型, 但 imm11:10 为 CSR 编号
① mstatus 0x3000
② mie/mip: 0x304/344
③ mcause 0x305/345
④ mret: 0x341 返回 PC
⑤ mfar: 0x342 返回 FA
⑥ mepc: 0x343 返回 PC
⑦ mstatus.mie = mie[11:0] 及 CSR 编号
⑧ mcause.mie = mie[4:0]
⑨ mcause.mfar = far[11:0]
⑩ mcause.mepc = epc[11:0]



call preserved

return add 0

stack pointer ✓

global pointer ✓

thread pointer ✓

temporaries X

saved ✓

argument/results X

temporaries X

temporaries X