


Chapter 4 (Con.)

**流水線 Pipeline**  
 Hazards: Structure ~ IF, MEM, WB, W/B, Regs/Cache  
 double bump  
 Data Hazards:  
 Forwarding = 00 沒有 hazard; 10 以 EX/MEM 中 detect;  
 ① EX/MEM. RW, Rd ≠ 0, Rd = ID/EX, Rst<sup>2</sup> => 1/0  
 ② not @ and. MEM/WB RW=1, Rd ≠ 0, Rd = ID/EX, Rst<sup>2</sup>  
 ③ load-use: ID/EX, MR=1, Rd = ID/EX, Rst<sup>2</sup>  
 => stall  
 ④ ld/vald. L1, L2 加一級 forwarding. 由 WB → MEM  
 sd. x1, L1, L2 加一級 forwarding. 由 WB → MEM

Control Hazards

① ID 阶段 stall x2  
 ② 提前在 ID 阶段计算出是否跳转, 以 3 周期延迟  
 处理 data hazard IF ID EX stall x1  
 IF ID EX stall x1  
 IF ID EX stall x1  
 ③ Dynamic prediction: 1-bit, 2-bit


Chapter 5 Memory



Read Miss: 数据/指令, 从内存中取到 cache 再 read.  
 Write Hits: ① write-back 写回, ② write-through 直接写回  
 Write Misses: Dirty bit  
 Write-around  
 CPU Time = (CPU execution + Memory stall cycles) × Clock cycle time  
 R/W Rate × miss rate = R/W × penalty

AMATL Average Memory Access Time = hit + miss Rate × penalty  
 ① Set-associative index: 组数, n-way 组数, 组数  
 replacement: LRU/FIFO fully 互斥, 互斥, 互斥  
 ② multi-level caches  
 L1: hit time  
 L2: miss rate  
 e.g. CPU: CPI=1.0, 5GHz, 2% miss rate, 100ns penalty => 原数: CPI: 1.0 + 2% × 100 = 11.0  
 改进后: CPI: 1.0 + 2% × 50 = 1.1


Chapter 5 (Con.)




Virtual Memory  
 把主存当作磁盘的 cache 全相联, 写回, page table 在 memory 中.  
 Page offset  
 Page fault: 页不在内存中  
 Translation Lookaside Buffer (TLB)  
 页表存放于主存, 页表存放于主存

Chapter 6 Storage, I/O

I/O 特性: Behavior 输入/输出/存储; Partners; Data Rate  
 性能衡量: ① Throughput ② Response Time ③ ④ ⑤ ⑥ ⑦ ⑧ ⑨ ⑩  
 Disk: access time = seek + rotational latency + transfer  
 Dependability: MTTF mean Time To Failure + controller  
 MTBF mean Time Between Failure + controller  
 Availability =  $\frac{MTTF}{MTTF + MTTR}$   
 MTTF: ① fault avoid / tolerance / forecasting  
 RAID: Redundant Arrays of Inexpensive Disks  
 level 最少冗余磁盘 example disks check disks



RAID 0 数据分布在每个磁盘  
 RAID 1 数据分布在两个磁盘  
 RAID 2 数据分布在三个磁盘  
 RAID 3 数据分布在四个磁盘  
 RAID 4 数据分布在五个磁盘  
 RAID 5 数据分布在六个磁盘  
 RAID 6 数据分布在七个磁盘  
 Bus 有两条线, control + data lines, 有 input/output 两种 pop.  
 types of buses: processor-memory, backplane, I/O  
 两种方式: synchronous 使用时钟和地址, bus 方式  
 asynchronous: handshaking 握手协议



总线上有若干 devices  
 也有很多个 master (设备)  
 DMA: CPU 是, 是 DMA  
 CPU: start, Ready, I/O device  
 DMA: CPU setup, DMA, I/O device  
 CPU: start, Ready, I/O device  
 DMA: CPU setup, DMA, I/O device

秦嘉俊 3210106182

Chap 02 作业

Chap 03 算术运算

R-type	func7	func3	func7d	opcode
I-type	imm[11:0]	func3	rd	opcode
S-type	imm[11:5]	func3	rd	opcode
SB-type	imm[12:10:5]	func3	imm[4:11]	opcode
LJ-type	imm[10:10:6:11, 19:12]		rd	opcode
LL-type	imm[13:11:2]		rd	opcode

**signed magnitude**  
 1's, 2's complement  
 2's bias 符号(取反符号位)  
 同样的二进制表示, 移码值 = 补码值 - 2<sup>n-1</sup>  
 overflow:  $OF = C_1 \oplus C_{n-1}$   
 特征位 A 溢出标志

**Multiplicier**: 64 bit multiplicand x 64 bit multiplier = 128 bit product  
 取C位64bit, A单独取, A单独取, 直到被取空为止。  
 C高64位上去, 后面右移  
 Booth: 00 begin, 01 end, 10 rop, 11 rop  
 Division: 64 bit dividend / 64 bit divisor = quotient  
 用128 bit Remainder, A低位64位, 每次用Remainder  
 高64位减, 若能减则高1, 随后左移D并加入高1D位。  
 最后一次相减后, 要把D送回D, 要右移一位, 因此加入后再  
 把Remainder高位右移回来

**Float**:  $x = (-1)^s \times M \times 2^E$   
 规格:  $M = 1 + frac$   
 非规格:  $exp = 0$  时  $M = 0 + frac$   
 $exp = 全1$  时  $frac = 0 \Rightarrow zinf$ ;  $frac = 全1$  时  $NaN$   
 $E = exp - bias$  其中  $bias = 2^{n-1} - 1$  127/1023  
 Addition: 保持  $W$  位大, ①加 ②规格化 ③Rounding  
 Multiplication:  $(s_1, 2^{e_1}) \cdot (s_2, 2^{e_2}) = (s_1 \cdot s_2, 2^{e_1+e_2})$   
 $\Delta e_1 + e_2 = exp_1 + exp_2 - 2 \cdot bias = exp - bias$

guard, round bit, 运算时多保留两位 =  $exp_1 + exp_2 - bias$   
 sticky bit: 后面的位若全0则为0, 否则为1

**RISC-V Registers Convention**

Register	Convention
x0	const val 0
x1 (ra)	return addr
x2 (sp)	stack pointer
x3 (gp)	global pointer
x4 (tp)	thread pointer
x5-x7 (t0-t2)	temporaries
x8 (s0/fp)	saved/frame pointer
x9 (s1)	saved
x10-x17 (a0-a7)	argument/results
x18-x27 (s2-s11)	saved
x28-x31 (t3-t6)	temporaries


call preserved

**Chap 02 作业**

**Exception**  
 Level 0 User/Applications | Supervisor: 2 Reserved;  
 Level 3 Machine  
 必须要有 M-mode, 其最重要的存在就是处理中断/异常。  
 4096 CSR (Control Status)  
 相关指令: I型, 但 imm[11:0] 定义的是 CSR 编号  
 ① mstatus: 0x300, 当前控制状态  
 ② mie/mip: 0x304/344, 中断屏蔽/触发  
 ③ mcause: 0x305, bit[1:0]: 0: Direct mode, 所有 trap 跳到 BASE  
 (BASE 初始为 0, 高 30 位与 mcause 高 30 位相同); 1: vectored mode, jmp BASE + 4 \* cause  
 ④ mepc: 0x304, 高 30 位与 mcause 高 30 位相同; ⑤ mcause: 0x342, 异常号  
 地址: 外部中断 = 文件中断 > timer  
 ⑥ mstatus: mcause = mip[1:0] = mip[1:0] = 1  
 ⑦ mcause: mcause = PC (中断) / PC + 4 (异常), PC + mcause  
 ⑧ mstatus: mstatus = mem\_val (异常) 或 mem\_addr, mstatus  
 ⑨ mstatus: mstatus[37] ← mstatus[27]

**Chap 04 处理器**  
 Latency: 完成指令的时间  
 throughput: 吞吐量: 1/完成指令的条数  
 CPI: Clock Cycle Per Instruction = 1 + stall cycles per inst  
 Speedup = CPI\_warp / clock cycle in  
 Clock rate CPI-pip x clock cycle in  
 = Cycles  
 = CPUTime / 指令数

**Chap 04 处理器**  
 Latency: 完成指令的时间  
 throughput: 吞吐量: 1/完成指令的条数  
 CPI: Clock Cycle Per Instruction = 1 + stall cycles per inst  
 Speedup = CPI\_warp / clock cycle in  
 Clock rate CPI-pip x clock cycle in  
 = Cycles  
 = CPUTime / 指令数



**每周 CPU 信号**

Signal	M2R	RW	MW	MR	Branch	Jump
A	0	1	0	0	0	0
I	0	1	0	0	0	0
ld	1	1	0	1	0	0
sd	1	0	1	0	0	0
branch	0	0	0	0	1	0
jal	1	0	0	0	0	1
jalr	1	0	0	0	0	0
lui	1	0	0	0	0	0

**对于 R-type, funct3 与不同模型, funct7 用基为 add/sub, 对于 I-type, 只有 slli/srai 的 funct3 相同, sll/sra 这里 slli/srai: imm[5:11]=0, srai: imm[5:11] = 0x20.**

**Exception**  
 Level 0 User/Applications | Supervisor: 2 Reserved;  
 Level 3 Machine  
 必须要有 M-mode, 其最重要的存在就是处理中断/异常。  
 4096 CSR (Control Status)  
 相关指令: I型, 但 imm[11:0] 定义的是 CSR 编号  
 ① mstatus: 0x300, 当前控制状态  
 ② mie/mip: 0x304/344, 中断屏蔽/触发  
 ③ mcause: 0x305, bit[1:0]: 0: Direct mode, 所有 trap 跳到 BASE  
 (BASE 初始为 0, 高 30 位与 mcause 高 30 位相同); 1: vectored mode, jmp BASE + 4 \* cause  
 ④ mepc: 0x304, 高 30 位与 mcause 高 30 位相同; ⑤ mcause: 0x342, 异常号  
 地址: 外部中断 = 文件中断 > timer  
 ⑥ mstatus: mcause = mip[1:0] = mip[1:0] = 1  
 ⑦ mcause: mcause = PC (中断) / PC + 4 (异常), PC + mcause  
 ⑧ mstatus: mstatus = mem\_val (异常) 或 mem\_addr, mstatus  
 ⑨ mstatus: mstatus[37] ← mstatus[27]

**Chap 04 处理器**  
 Latency: 完成指令的时间  
 throughput: 吞吐量: 1/完成指令的条数  
 CPI: Clock Cycle Per Instruction = 1 + stall cycles per inst  
 Speedup = CPI\_warp / clock cycle in  
 Clock rate CPI-pip x clock cycle in  
 = Cycles  
 = CPUTime / 指令数

