

Computer Architecture

Chapter 1. Fundamentals of Computer Design

Performance: Latency (Response time)
 Throughput (bandwidth) 给定周期内 total work
 Performance $\equiv 1 / \text{Execution Time}$

PU Execution Time = CPU Clock Cycles \times Clock Period
 = CPU Clock Cycles / Clock Rate (frequency)

CPI = CPU Clock Cycles / Inst. Counts (cycles per inst)
 CPU Clock Cycles = Inst. Counts \times CPI

CPU Time = Inst. Counts \times CPI \times Clock Period

Amdahl's Law: $T_{improved} = \frac{T_{affected}}{\text{improve factor}} + T_{unaffected}$
 $\text{speedup} = \frac{\text{Execution Time}_{old}}{\text{Execution Time}_{new}} = \frac{1}{1-f + f/S}$
 f : 改进比例, S : speedup, f/S : 改进比

Great Architecture ideas:
 Moore's Law (1.2x/4月) Use abstraction to simplify design
 Make the common case fast Use a hierarchy of memories

Improve performance via parallelism/pipelining
 Improve dependability via redundancy/prediction

ISA: memory addressing @ addressing modes
 types, sizes of operands @ operations @ control flow
 encoding an ISA (opcode)

ISA Classes: stack arch @ Accumulator arch
 C/P/R (General-purpose reg) arch \rightarrow (reg-mem)

Chapter 2: Pipelining
 single function/multi function: 流水线中不同段内 write miss
 static: 同一时刻流水线只做同一功能
 dynamic: 多...
 不同粒度分类: Component level ~ 针对不同类型操作阶段
 Processor level ~ (inst) ~ Inter processor ~ (macro)

可以写为 Linear ~ 并行, no loop
 NonLinear: 有 feedback loop

Throughput (TP) = $\frac{n}{n+m-1} TP_{max}$
 n : inst, m : pipeline 段数
 $\rightarrow TP_{max} (n \rightarrow \infty)$


瓶颈的一段: bottleneck segment. sol: Subdivision @ repetition
 $TP_{max} = \frac{1}{\max \text{inst}} \text{ speedup} = \frac{n}{n+m-1} \rightarrow m (n \rightarrow \infty)$

4 EX 部件利用率 efficiency $\eta = \frac{n}{n+m-1}$ 百分比

Hazards:
 Structure ~ 对 resource 争用. sol: bubble/stall (wib)
 Data ~ (i) RAW: 后 load-use 例, 可由 forwarding (ii) cache of cache, 取被取出的 block, 且 miss rate, penalty
 (ii) WAR (iii) WAW \rightarrow output-dependence
 \rightarrow name dependence 乱序中可能有


Forwarding conditions:
 EX hazard: if (EX/MEM.Rqwrite and E/M.Rd \neq 0 and E/M.Rd = ID/EX.Rs) Forward A = 1
 MEM hazard if (MEM/WB.Rqwrite and M/W.Rd \neq 0 and M/W.Rd = I/E.Rs and not L) Forward A = 0
 Load-use hazard if (I/E.MemR and I/E.Rt = IF/ID.Rs) or (I/E.Rt = IF.Rt) Forward B = 0
 Stall: ID/EX \rightarrow 0, EX.MEM.WB do nop, PC, IF/ID

Control Hazard
 static branch prediction: predict taken, not-taken.
 dynamic branch prediction (delayed branch 延迟分支)
 BHT (history table). 由 branch 指令的 addr 索引.
 1-bit predictor; 2-bit predictor



Cache of target addr, indexed by PC
 Cache of target addr, indexed by PC
 Cache of target addr, indexed by PC

Chapter 3 Memory Hierarchy
 faster everything is a cache.
 e.g. DQS, L1-cache, L2-cache, memory
 TLB, BTB



Block placement: fully-associative; set-associative; n-way set-associative
 Block identification: tag
 index
 miss 替换策略: LRU, Random, LRU; LRU 是 stack replacement alg, 即 N/A 命中时替换 (FIFO)

Write strategy: write hit @ write-through @ write-back @ write-around
 write hit @ write-through @ write-back @ write-around
 write hit @ write-through @ write-back @ write-around

AMAT = Hit Time + Miss rate \times Miss Penalty
 CPU Time = IC \times ($\frac{ALUops}{Inst}$ CPI_{alu} + $\frac{MemAccess}{Inst}$ CPI_{mem} + $\frac{Inst}{Inst}$ AMAT \times Cycle Time)

Cache: miss penalty: multilevel cache: critical word first
 miss rate: larger block size: larger cache size = higher associativity
 way prediction and pseudo associativity: compiler optimization
 hit time: small & simple cache; avoid addr translation
 pipelined cache access; trace caches

并行, miss rate & penalty: non-blocking caches; hw prefetching
 (a) 优先拿重要的数据, 处理器可以提前工作, early restart
 (b) 编译器 prefetching

Cache of cache, 取被取出的 block, 且 miss rate, penalty
 (i) 控制流但同一行有数据, 如果 L1 命中, 类似于 direct map
 (ii) L1 R5 (i) 缓存上为双向 (L1-T 缓存), 直接取或取回在 L1 中找

Cache of cache, 取被取出的 block, 且 miss rate, penalty
 (i) 缓存上为双向 (L1-T 缓存), 直接取或取回在 L1 中找

Cache of cache, 取被取出的 block, 且 miss rate, penalty
 (i) 缓存上为双向 (L1-T 缓存), 直接取或取回在 L1 中找

Cache of cache, 取被取出的 block, 且 miss rate, penalty
 (i) 缓存上为双向 (L1-T 缓存), 直接取或取回在 L1 中找

Virtual Memory = main memory + secondary storage
 全相联 (L1 miss rate); 用 VPN 找 PPN, LRU; write-back
 page 存在内存 \Rightarrow 多了一次 memory 访问, 2 get data in pa
 \Rightarrow TLB (Translation Lookaside Buffer). 有 tag 和 data

Chapter 4 ILP (Instruction-Level Parallelism)
 idea: dynamic scheduling. method: out-of-order
 Scoreboard algorithm: IS \rightarrow RO \rightarrow EX \rightarrow WB
 IS 阶段会检查 structural hazards (in-order)
 RO 阶段会等到没有 data hazards 时再取 operands (out-of-order)

Register Status: Fi Fj Fk 表示 rd, rs1, rs2. Qj, Qk 表示源操作数
 Rj, Rk = yes (operand is ready but no read), no & Qj = null
 no & Qj = null not ready (暂时需要访 reg)
 寄存器状态表中, Qj 表示哪个指令 (name) 会写回到元 T_{ra} 的 reg.

Scoreboard 算法及控制, 没有解决冲突
 Tomasulo's algorithm: Issue \rightarrow EX \rightarrow WB
 通过保留站实现 register renaming, 解决 WAW, WAR
 Issue: 从 Instruction Queue 中取出, 若对功能保留站有寄
 发射若 op 就绪, 写入跟踪对应的功能单元

Execute: op 就绪时在功能部件执行对应运算 (load/store)
 Write Back: 先计算, 再写入 load/store buffer
 Write Result: 结果计算好后, 通过 CDB (Common Data Bus) 写
 到寄存器中, 并写入其他保留站

指令状态不同, 保留站 (功能部件) 状态不同: Op 保留站
 已就绪的寄存器, A 表内存地址 (load/store); Busy 表当前此
 保留站是否被使用. 寄存器状态表于保留站结果性那里写

Hardware-Based Speculation
 ROB (Reorder Buffer). 加上 commit 状态要求按序
 提交, ROB 记录指令类型, 目标地址和值. 提交时才能写入
 寄存器和内存; Qj, Qk 写 ROB 号 指令发射就要记录

保留站状态表: 多了 Dest 记录用的寄存器; ROB 状态表记录
 指令编号; busy (提交了就 no); 指令内容; 当前处于哪个阶段
 要写回的寄存器 object. 以及对应的值 (WB 了才有, 之前的 null
 寄存器状态表记录 Fo 寄存器对应 ROB 编号 (指令编号) 和
 busy 状态

下一个 store 在比较 tag 时, 上个指令就可以写入 buffer.
 缓存 log 上的指令流, 而不是物理上
 (i) 被取, 每个 block
 (ii) 编译器加入被取指令

miss 后能继续可
 执行后指令






miss 后能继续可
 执行后指令

miss 后能继续可
 执行后指令

miss 后能继续可
 执行后指令

miss 后能继续可
 执行后指令

miss 后能继续可
 执行后指令



Example

	IS	RA	EX	WB	IF	MEM	MEM
FLD F6, 34(R2)	1	2	3	4	1	3	4
FLD F2, 45(R3)	5	6	7	8	2	4	5
MULL F0, F2, F4	6	9	10	19	20	6	15
FSUBD F0, F2, F6	7	9	10	11	12	4	8
FADD F0, F0, F6	8	21	22	26	62	5	17
FADD F6, F8, F2	13	14	15	16	22	6	9

Scoreboard中, 若结构冲突, 需前一条指令在WB后再发射; 若数据冲突, 要在WB后再R0; EX结束后, 若有WAR, WAW, 需等待如最后一条, 在DIU ROB中, 一个周期才写回

Tomasulo中, Load在IS后要用数据, 一拍算地址再EX; 若基址寄存器, 要在WB下一拍才能EX (如MUL); 不同指令, WAR, WAW, 需等待

